> Anton Podkopaev anton@podkopaev.net



MAX PLANCK INSTITUTE FOR SOFTWARE SYSTEMS





NATIONAL RESEARCH UNIVERSITY

Anton Podkopaev

Researcher @ JetBrains Research Postdoc @ MPI-SWS Docent @ HSE

Programming languages Weak memory concurrency Compilation correctness Functional programming



Software Proof Engineer (Coq)

Memory model defines behaviors of concurrent system

Memory model defines behaviors of concurrent system

Doesn't there exist The Memory Model?



How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs

LESLIE LAMPORT .



Sequential **C**onsistency: system's behavior interleaving of threads

$$\begin{array}{c} [x] := 0; [y] := 0; \\ [x] := 1; \\ a := [y]; \end{array} \right| \begin{array}{c} [y] := 0; \\ [y] := 1; \\ b := [x]; \end{array}$$

$$\begin{array}{c} [x] := 0; [y] := 0; \\ [x] := 1; \\ a := [y]; \end{array} \right| \begin{array}{c} [y] := 0; \\ [y] := 1; \\ b := [x]; \end{array}$$

$$\begin{array}{ll} [x] & := & 1; \\ a & := & [y]; \\ [y] & := & 1; \\ b & := & [x]; \end{array}$$

$$\begin{array}{c} [x] := 0; [y] := 0; \\ [x] := 1; \\ a := [y]; \end{array} \begin{array}{c} [y] := 1; \\ b := [x]; \end{array}$$

$$[x] := 1;$$

$$a := [y];$$

$$[y] := 1;$$

$$b := [x];$$

$$a = 0; b = 1$$

$$\begin{bmatrix} x \end{bmatrix} := 0; \begin{bmatrix} y \end{bmatrix} := 0; \\ \begin{bmatrix} y \end{bmatrix} := 1; \\ a := \begin{bmatrix} y \end{bmatrix}; \\ \begin{bmatrix} y \end{bmatrix} := 1; \\ b := \begin{bmatrix} x \end{bmatrix}; \\ \begin{bmatrix} y \end{bmatrix} := 1; \\ b := \begin{bmatrix} x \end{bmatrix}; \\ \begin{bmatrix} y \end{bmatrix} := 1; \\ \begin{bmatrix} x \end{bmatrix} := 1; \\ \begin{bmatrix} y \end{bmatrix} := 1; \\ \begin{bmatrix} x \end{bmatrix} := 1; \\ \begin{bmatrix} y \end{bmatrix} := 1; \\ \begin{bmatrix} x \end{bmatrix} := 1; \\ a := \begin{bmatrix} y \end{bmatrix}; \\ b := \begin{bmatrix} x \end{bmatrix}; \\ a := \begin{bmatrix} y \end{bmatrix}; \\ b := \begin{bmatrix} x \end{bmatrix}; \\ a := \begin{bmatrix} y \end{bmatrix}; \\ b := \begin{bmatrix} x \end{bmatrix}; \\ a := \begin{bmatrix} y \end{bmatrix}; \\ b := \begin{bmatrix} x \end{bmatrix}; \\ a := \begin{bmatrix} y \end{bmatrix}; \\ b := \begin{bmatrix} x \end{bmatrix}; \\ a := \begin{bmatrix} y \end{bmatrix}; \\ b := \begin{bmatrix} x \end{bmatrix}; \\ a := \begin{bmatrix} y \end{bmatrix}; \\ b := \begin{bmatrix} x \end{bmatrix}; \\ b$$

SC disallows a = 0; b = 0

$$a = 0; b = 1$$

 $a = 1; b = 0$
 $a = 1; b = 1$
 $a = 0; b = 0$

$$\begin{array}{c} [x] \ := \ 0; [y] \ := \ 0; \\ [x] \ := \ 1; \\ a \ := \ [y]; \\ \texttt{if} \ a = 0 \\ critical \\ section \end{array} \left| \begin{array}{c} [y] \ := \ 1; \\ b \ := \ [x]; \\ \texttt{if} \ b = 0 \\ critical \\ section \end{array} \right|$$

$$a = 0; b = 1$$

 $a = 1; b = 0$
 $a = 1; b = 1$
 $a = 0; b = 0$

$$\begin{array}{c} [x] \ := \ 0; [y] \ := \ 0; \\ [x] \ := \ 1; \\ a \ := \ [y]; \\ \texttt{if} \ a = 0 \\ critical \\ section \end{array} \left| \begin{array}{c} [y] \ := \ 1; \\ b \ := \ [x]; \\ \texttt{if} \ b = 0 \\ critical \\ section \end{array} \right|$$

$$a = 0; b = 1$$

 $a = 1; b = 0$
 $a = 1; b = 1$
 $a = 0; b = 0$



$$a = 0; b = 1$$

 $a = 1; b = 0$
 $a = 1; b = 1$
 $a = 0; b = 0$







$$a = 0; b = 1$$

 $a = 1; b = 0$
 $a = 1; b = 1$
 $a = 0; b = 0$

Does **not** work on GCC+x86!

- 1. GCC may reorder instructions
- 2. x86 buffers writes

$$a = 0; b = 1$$

 $a = 1; b = 0$
 $a = 1; b = 1$
 $a = 0; b = 0$

Non-SC behaviors called weak

Weak Memory Models allow weak behaviors

Real systems have weak MMs (x86, Power, ARM, RISC-V, C/C++, Java)

Hardware MMs should

[x86, Power, ARM, RISC-V]

Programming languages' MMs should

[C/C++, Java, JS, Wasm, OCaml]

Hardware MMs should

- 1. describe real CPUs
- 2. save room for future optimizations
- 3. provide reasonable guarantees for PLs

Programming languages' MMs should

[x86, Power, ARM, RISC-V]

[C/C++, Java, JS, Wasm, OCaml]

Hardware MMs should

- 1. describe real CPUs
- 2. save room for future optimizations
- 3. provide reasonable guarantees for PLs

Programming languages' MMs should

- 1. support compiler optimizations
- 2. provide efficient compilation to hardware
- 3. have easy non-expert mode

[x86, Power, ARM, RISC-V]

[C/C++, Java, JS, Wasm, OCaml]

Hardware MMs should

- 1. describe real CPUs
- 2. save room for future optimizations
- 3. provide reasonable guarantees for PLs

Programming languages' MMs should [C/C++, Java, JS, Wasm, OCaml]

- 1. support compiler optimizations
- 2. provide efficient compilation to hardware
- 3. have easy non-expert mode

[x86, Power, ARM, RISC-V]

Source

Source

Source

Optimized

$$a := [y];$$
 $[y] := 1;$
 $[x] := 1;$ $b := [x];$

Source

$$\begin{bmatrix} [x] & := & 1; \\ a & := & [y]; \end{bmatrix} \begin{bmatrix} [y] & := & 1; \\ b & := & [x]; \end{bmatrix}$$

Optimized

$$\begin{bmatrix} a := [y]; \\ [x] := 1; \end{bmatrix} \begin{bmatrix} [y] := 1; \\ b := [x]; \end{bmatrix}$$

UЛ

2. Efficient compilation to hardware

Source MM (SC)

Target MM (x86)

2. Efficient compilation to hardware

Source MM (SC)
$$[x] := 1;$$
 $[y] := 1;$
 $a := [y];$ $b := [x];$

No compilation scheme w/o fences

Target MM (x86)

3. Easy non-expert mode

Nice program \Rightarrow nice behaviors

3. Easy non-expert mode

No data races \Rightarrow only SC behaviors

3. Easy non-expert mode

No data races in SC executions \Rightarrow only SC behaviors
Data-Race-Freedom guarantee:

No data races in SC executions \Rightarrow only SC behaviors

Data-Race-Freedom guarantee:

No data races in SC executions \Rightarrow only SC behaviors

$$a := [x];$$

if a then
 $[y] := 1$
 $b := [y];$
if b then
 $[x] := 1$

Data-Race-Freedom guarantee:

No data races in SC executions \Rightarrow only SC behaviors

C/C++MM allows to get a = b = 1

Data-Race-Freedom guarantee:

No data races in SC executions \Rightarrow only SC behaviors

$$a := [x];$$

if a then
 $[y] := 1$
 $b := [y];$
if b then
 $[x] := 1$

C/C++ MM allows to get a = b = 1a = b = 1 is Out-Of-Thin-Air outcome

	Programming	Eff. Comp. to Hardware	UN OOTA)	MM
SC	[Lamport, 1979]			
Java MM	[Manson et al., 2005]			
C/C++MM	[Batty et al., 2011]			



SC Trace-preserving transformations Reordering normal memory accesses X Redundant read after read elimination Redundant read after write elimination Irrelevant read elimination Irrelevant read introduction Redundant write before write elimination Redundant write after read elimination External action reordering

SC-preserving optimizations in LLVM [Marino et al., 2011]

Average slowdown:

- ► 34% w/ only SC preserving optimizations
- **5.5%** w/ optimizations modified to preserve SC

SC-preserving optimizations in LLVM [Marino et al., 2011]

Average slowdown:

- ▶ **34%** w/ only SC preserving optimizations
- **5.5%** w/ optimizations modified to preserve SC

Drawbacks:

- ► Hardware still allows weak behaviors, i.e., <u>no end-to-end SC</u>
- Requires modifying existing compilers

	Programmi	ng	lang	guages'	MM
		Comp. Opt.	Eff. Comp. to Hardware	DRF (No OOTA)	
SC	[Lamport, 1979]	<u>··</u>			
Java MM	[Manson et al., 2005]	::)			
C/C++MM	[Batty et al., 2011]				

Validity of transformations [Ševčík and Aspinall, 2008]

SC IMM* Trace-preserving transformations Reordering normal memory accesses X Redundant read after read elimination Redundant read after write elimination Irrelevant read elimination Irrelevant read introduction Redundant write before write elimination Redundant write after read elimination External action reordering X

Validity of transformations [Ševčík and Aspinall, 2008]

SC IMM* Trace-preserving transformations Reordering normal memory accesses X Redundant read after read elimination Redundant read after write elimination Irrelevant read elimination Irrelevant read introduction Redundant write before write elimination Redundant write after read elimination External action reordering X

	Programmi	ng	lang	guages'	MM
		Comp. Opt.	Eff. Comp. to Hardware	DRF (No OOTA)	
SC	[Lamport, 1979]	<u>··</u>			
Java MM	[Manson et al., 2005]	::)			
C/C++MM	[Batty et al., 2011]				

	Programmi	ng	lang	uages'	MM
		Comp. Opt.	Eff. Comp. to Hardware	DRF (No OOTA)	
SC	[Lamport, 1979]	<u>··</u>			
Java MM	[Manson et al., 2005]	::			
C/C++MM	[Batty et al., 2011]	\bigcirc			



Java MM guarantees Data-Race-Freedom:

Shared locations are volatile (no data races) \Rightarrow SC semantics

		Benchmarks			
	Slowdown, in %	DaCapo	spark-perf		
x86	Average				
	Max				
ARM (1)	Average				
	Max				
ARM (2)	Average				
	Max				

		Benchmarks			
	Slowdown, in %	DaCapo	spark-perf		
x86	Average	28	79		
	Max	81	164		
ARM (1)	Average				
	Max				
ARM (2)	Average				
	Max				

		Benchmarks			
	Slowdown, in %	DaCapo	spark-perf		
x86	Average	28	79		
	Max	81	164		
ARM (1)	Average	57	85		
	Max	157	∞		
ARM (2)	Average Max				

		Benchmarks			
	Slowdown, in %	DaCapo	spark-perf		
x86	Average	28	79		
	Max	81	164		
ARM (1)	Average	57	85		
	Max	157	∞		
ARM (2)	Average	73	125		
	Max	103	∞		



	Programmi	ng	lang	uages'	MM
		Comp. Opt.	Eff. Comp. to Hardware	DRF (No OOTA)	
SC	[Lamport, 1979]	<u>··</u>			
Java MM	[Manson et al., 2005]	::)			
C/C++MM	[Batty et al., 2011]	\bigcirc	\bigcirc		

	Programmi	ng	lang	juages'	MM
		Comp. Opt.	Eff. Comp. to Hardware	DRF (No OOTA)	
SC	[Lamport, 1979]	<u></u>			
Java MM	[Manson et al., 2005]	<u></u>			
C/C++MM	[Batty et al., 2011]	\bigcirc	\bigcirc		



	Programming	g	lang	guage	s	MM
			Eff. Comp. to Hardware	DRF (No OOTA)		
SC	[Lamport, 1979]			\bigcirc		
Java MM	[Manson et al., 2005]	•		\bigcirc		
C/C++MM	[Batty et al., 2011]	•				

C/C++ MM allows to get a = b = 1, OOTA

$$a := [x];$$

if a then
 $[y] := 1$
 $b := [y];$
if b then
 $[x] := 1$

Executions in C/C++ MM a := [x]; [y] := 1[x] := 1

Executions in C/C++ MM

$$a := [x];$$

 $[y] := 1$
 $[x] := 1$

$$\left\{\begin{array}{ccc}
Rx0 & Ry0 \\
po \downarrow \\
Wy1
\end{array}\right.$$

Executions in C/C++ MM

$$a := [x];$$

 $[y] := 1$
 $[x] := 1$

$$\begin{cases} //a = 0; b = 0 \\ Rx0 Ry0 \\ po \downarrow \\ Wy1 \end{cases}$$

Executions in C/C++ MM

$$a := [x]; \qquad | b := [y]; \\
[y] := 1 \qquad | if b then \\
[x] := 1$$

$$\begin{cases} //a = 0; b = 0 \\
Rx0 Ry0 \\
po \downarrow \\
Wy1 \\
Wy1 \\
Wy1 \\
Wy1 \\
Wx1
\end{cases}$$

$$\begin{array}{c|c} \text{Executions in } \mathsf{C}/\mathsf{C}++ \mathsf{M}\mathsf{M} \\ a := [x]; \\ [y] := 1 \\ \left| \begin{array}{c} b := [y]; \\ \text{if } b \text{ then} \\ [x] := 1 \end{array} \right| \\ \left| \begin{array}{c} x^{(a=0; b=0)} & \frac{1}{a=0; b=1} & \frac{1}{a=1; b=1} \\ \mathbb{R}x0 \quad \mathbb{R}y0 & \mathbb{R}x0 \quad \mathbb{R}y1 \\ \mathbb{P}\circ \downarrow & \mathbb{R}x0 \quad \mathbb{R}y1 \\ \mathbb{P}\circ \downarrow & \mathbb{P}\circ \downarrow & \mathbb{P}\circ \downarrow \\ \mathbb{W}y1 & \mathbb{W}y1 & \mathbb{W}x1 \end{array} \right| \\ \begin{array}{c} \mathsf{R}x1 \quad \mathbb{R}y1 \\ \mathbb{P}\circ \downarrow & \mathbb{P}\circ \downarrow & \mathbb{P}\circ \downarrow \\ \mathbb{W}y1 & \mathbb{W}y1 & \mathbb{W}y1 \end{array} \right| \\ \end{array}$$

Executions in C/C++ MM

$$a := [x]; \qquad || b := [y]; \\
[y] := 1 \qquad || if b then \\
[x] := 1$$

$$\begin{cases} //a = 0; b = 0 \\
Rx0 Ry0 \\
Po \downarrow \\
Wy1
\end{cases} \quad || Rx0 Ry1 \\
Po \downarrow rf \\
Wy1
\end{bmatrix} \quad || Rx1 Ry1 \\
Po \downarrow rf \\
Wy1
\end{bmatrix} \quad || Po \downarrow rf \\
Wy1
\end{bmatrix} \quad || Po \downarrow rf \\
Wy1
\end{bmatrix}$$

Axioms: 1. $po \cup rf_{preserved}$ is acyclic $(rf_{preserved} \subseteq rf)$ 2. ...

$$\begin{array}{c|c} a := [x]; \\ [y] := 1 \\ a := [x]; \\ \text{if } b \text{ then} \\ [x] := 1 \\ a := [x]; \\ \text{if } a \text{ then} \\ [y] := 1 \\ \end{array} \begin{array}{c} b := [y]; \\ \text{if } b \text{ then} \\ [x] := 1 \\ [x] := 1 \end{array}$$



$$a := [x]; \\ [y] := 1 \\ a := [x]; \\ if b then \\ [x] := 1 \\ a := [y]; \\ if a then \\ [y] := 1 \\ [x] := 1 \\ [x]$$





$$\begin{array}{c|ccccc} a & := & [x]; \\ [y] & := & 1 \\ a & := & [x]; \\ \texttt{if } b \texttt{then} \\ [x] & := & 1 \\ \end{array} \\ \begin{array}{c} a & := & [x]; \\ \texttt{if } a \texttt{then} \\ [y] & := & 1 \\ \end{array} \\ \begin{array}{c} b & := & [y]; \\ \texttt{if } b \texttt{then} \\ [x] & := & 1 \\ \end{array} \\ \begin{array}{c} a & := & [x]; \\ \texttt{if } a \texttt{then} \\ [y] & := & 1 \\ \end{array} \\ \begin{array}{c} b & := & [y]; \\ \texttt{if } b \texttt{then} \\ [x] & := & 1 \\ \end{array} \\ \begin{array}{c} a & := & [y]; \\ \texttt{if } b \texttt{then} \\ [x] & := & 1 \\ \end{array} \\ \begin{array}{c} a & := & [y]; \\ \texttt{if } b \texttt{then} \\ [x] & := & 1 \\ \end{array} \end{array}$$




Out-Of-Thin-Air in C/C++MM

$$\begin{array}{c|ccccc} a & := & [x]; \\ [y] & := & 1 \\ a & := & [x]; \\ \texttt{if } b \texttt{then} \\ [x] & := & 1 \\ \end{array} \\ \begin{array}{c} a & := & [x]; \\ \texttt{if } a \texttt{then} \\ [y] & := & 1 \\ \end{array} \\ \begin{array}{c} b & := & [y]; \\ \texttt{if } b \texttt{then} \\ [x] & := & 1 \\ \end{array} \\ \begin{array}{c} a & := & [x]; \\ \texttt{if } a \texttt{then} \\ [y] & := & 1 \\ \end{array} \\ \begin{array}{c} b & := & [y]; \\ \texttt{if } b \texttt{then} \\ [x] & := & 1 \\ \end{array} \\ \begin{array}{c} a & := & [y]; \\ \texttt{if } b \texttt{then} \\ [x] & := & 1 \\ \end{array} \\ \begin{array}{c} a & := & [y]; \\ \texttt{if } b \texttt{then} \\ [x] & := & 1 \\ \end{array} \end{array}$$





	Programmin	g	lang	guages	' MM
		Comp. Opt.	Eff. Comp. to Hardware	DRF (No OOTA)	
SC	[Lamport, 1979]	<mark>:</mark>		\odot	
Java MM	[Manson et al., 2005]	:-		\odot	
C/C++MM	[Batty et al., 2011]	••			





Enough to respect [R]; po; [W]

Enough to respect [R]; po; [W]



25

Enough to respect [R]; po; [W]



 $(po \cup rf)^*$

Enough to respect [R]; po; [W]



Enough to respect [R]; po; [W]



Enough to respect $[\mathtt{R}] \ ; \ \mathtt{po} \ ; [\mathtt{W}]$ since hardware respects $\mathtt{rf} \ \mathtt{po}$



Enough to respect $[\mathtt{R}] \ ; \ \mathtt{po} \ ; [\mathtt{W}]$ since hardware respects $\mathtt{rf} \ \mathtt{po}$



How?

- 1. Restrict compiler optimizations
- 2. Put a fence between R and W $\,$

Enough to respect $[\mathtt{R}] \ ; \ \mathtt{po} \ ; [\mathtt{W}]$ since hardware respects $\mathtt{rf} \ \mathtt{po}$



How?

- 1. Restrict compiler optimizations
- 2. Put a fence between R and W

Cheaper for C/C++ than for Java!

C/C++ has undefined behavior

$$\begin{array}{ll} [\textit{data}] &:= 42; \\ [\textit{f}] &:= 1; \end{array} \begin{array}{ll} \texttt{while} ([\textit{f}] &== 0) \; \{\}; \\ \texttt{print}([\textit{data}]); \end{array}$$

Java:Fine, but may print 0C/C++:Undefined Behavior! Race on normal location!

	Java MM	C/C++ MM
special locations	volatile int	atomic <int></int>
data race on int	weak guarantees	undefined behavior
	access to int	relaxed (rlx) access to atomic <int></int>

	Java MM	C/C++ MM
special locations	volatile int	atomic <int></int>
data race on int	weak guarantees	undefined behavior
subject to OOTA	access to int	relaxed (rlx) access to atomic <int></int>





	Programmi	ng	lang	guag	es'	MM
		Comp. Opt.(Eff. Comp. to Hardware	DRF (No OOTA)	No UB	
SC	[Lamport, 1979]	<u></u>		\odot	\odot	
Java MM	[Manson et al., 2005]	::)	(<u>·</u>	\odot	\bigcirc	
C/C++MM	[Batty et al., 2011]	\bigcirc	\bigcirc		(
RC11	[Lahav et al., 2017]	<u></u>	(\odot	(
Forbids all $po \cup rf$ cycles						

To forbid $po \cup rf$ cycles in C/C++ enough to respect [R]; po; [W] on atomics

30

- 1. Restrict compiler optimizations:
- 2. Put a fence between R and W

Restrict compiler optimizations: No changes for LLVM
Put a fence between R and W

- 1. Restrict compiler optimizations: No changes for LLVM
- 2. Put a fence between R and W
 - x86: no fences

- 1. Restrict compiler optimizations: No changes for LLVM
- 2. Put a fence between R and W
 - x86: no fences
 - ARMv8: bogus conditional branch for relaxed atomic reads

- 1. Restrict compiler optimizations: No changes for LLVM
- 2. Put a fence between R and W
 - x86: no fences
 - ARMv8: bogus conditional branch for relaxed atomic reads

Slowdown on ARMv8 is **0%** on average and **6.3%** max

CDS from CDS C++, Folly, Junction, Rigtorp libs and 6 bechmarks from CDSSpec

Anything suitable for 'No UB' case (i.e., Java)?

Out-Of-Thin-Air in C/C++MM

$$\begin{array}{c|ccccc} a & := & [x]; \\ [y] & := & 1 \\ a & := & [x]; \\ \texttt{if } b \texttt{then} \\ [x] & := & 1 \\ \end{array} \\ \begin{array}{c} a & := & [x]; \\ \texttt{if } a \texttt{then} \\ [y] & := & 1 \\ \end{array} \\ \begin{array}{c} b & := & [y]; \\ \texttt{if } b \texttt{then} \\ [x] & := & 1 \\ \end{array} \\ \begin{array}{c} a & := & [x]; \\ \texttt{if } a \texttt{then} \\ [y] & := & 1 \\ \end{array} \\ \begin{array}{c} b & := & [y]; \\ \texttt{if } b \texttt{then} \\ [x] & := & 1 \\ \end{array} \\ \begin{array}{c} a & := & [y]; \\ \texttt{if } b \texttt{then} \\ [x] & := & 1 \\ \end{array} \\ \begin{array}{c} a & := & [y]; \\ \texttt{if } b \texttt{then} \\ [x] & := & 1 \\ \end{array} \end{array}$$





Preserving dependencies in LLVM [Ou and Demsky, 2018]

Modified 35/46 optimization passes, others turned off

Slowdown on ARMv8 is **3.1%** on average and **17.6%** max SPEC CINT2006 benchmark

	Programmi	ng	lang	guag	es'	MM
		Comp. Opt.(Eff. Comp. to Hardware	DRF (No OOTA)	No UB	
SC	[Lamport, 1979]	<u></u>		\odot	\odot	
Java MM	[Manson et al., 2005]	::)	(<u>·</u>	\odot	\bigcirc	
C/C++MM	[Batty et al., 2011]	\bigcirc	\bigcirc		(
RC11	[Lahav et al., 2017]	<u></u>	(\odot	(
Forbids all $po \cup rf$ cycles						

	Programmi	lang	MM			
		Comp. Opt.	Eff. Comp. to Hardware	DRF (No OOTA)	No UB	
SC	[Lamport, 1979]	<u>.</u>		\odot	\bigcirc	
Java MM	[Manson et al., 2005]	:	(<u>·</u>	\odot	\bigcirc	
C/C++ MM	[Batty et al., 2011]	\bigcirc	\bigcirc			
RC11	[Lahav et al., 2017]	<u>··</u>	.	\bigcirc		
Promising	[Kang et al., 2017, Lee et al., 2020]	\bigcirc	\odot	\odot	\bigcirc	
Weakestmo	[Chakraborty and Vafeiadis, 2019]	\bigcirc	\odot	\odot	(
Modular Relax	ed Dep. [Paviotti et al., 2020]	<u>··</u>	\bigcirc	<u></u>		



	Programming		lang	MM		
		Comp. Opt.	Eff. Comp. to Hardware	DRF (No OOTA)	No UB	
SC	[Lamport, 1979]	<u>··</u>		$\overline{\mathbf{\cdot}}$	\bigcirc	
Java MM	[Manson et al., 2005]	<u></u>		\bigcirc	\bigcirc	
C/C++ MM	[Batty et al., 2011]	\bigcirc	\odot		(
RC11	[Lahav et al., 2017]	<u>··</u>	···	$\overline{\mathbf{\cdot}}$		
Promising	[Kang et al., 2017, Lee et al., 2020]	\bigcirc	\odot	$\overline{\mathbf{\cdot}}$	\odot	
Weakestmo	[Chakraborty and Vafeiadis, 2019]	\bigcirc		\bigcirc	(
Modular Relax	ed Dep. [Paviotti et al., 2020]	<u></u>		\bigcirc	(
OCaml MM	[Dolan et al., 2018]	<u>··</u>	:	\odot	\odot	

Usual Data-Race-Freedom:

No data races \Rightarrow only SC behaviors
Usual Data-Race-Freedom:

No data races \Rightarrow only SC behaviors

No guarantees in case of *irrelevant* races!

Usual Data-Race-Freedom:

No data races \Rightarrow only SC behaviors

No guarantees in case of *irrelevant* races!

Usual Data-Race-Freedom:

No data races \Rightarrow only SC behaviors

No guarantees in case of *irrelevant* races!

$$\begin{array}{c} [x] := a + 10; \\ \cdots \\ [y] := a + 10; \\ \end{array} \right\| \begin{array}{c} [x] := 1; \\ \cdots \\ [y] := t \\ \vdots \\ [y] := t; \\ \end{array} \right\| \begin{array}{c} t := a + 10; \\ \cdots \\ [y] := t; \\ \end{array} \right\| \begin{array}{c} [x] := 1; \\ \cdots \\ [y] := t; \\ \end{array} \right\|$$

36

OCaml MM provides Local DRF

Usual Data-Race-Freedom:

No data races \Rightarrow only SC behaviors

No guarantees in case of *irrelevant* races!

36

	Programmi	ng	lang	guag	es'	MM
		Comp. Opt.	Eff. Comp. to Hardware	DRF (No OOTA)	No UB	
SC	[Lamport, 1979]	<u>.</u>		\odot	\bigcirc	
Java MM	[Manson et al., 2005]			<u>··</u>	\bigcirc	
C/C++MM	[Batty et al., 2011]	\bigcirc	\odot		(
RC11	[Lahav et al., 2017]	<u>··</u>	···	\odot	(
Promising	[Kang et al., 2017, Lee et al., 2020]	\bigcirc	\odot	\odot	\bigcirc	
Weakestmo	[Chakraborty and Vafeiadis, 2019]	\bigcirc		\odot	(
Modular Relax	ed Dep. [Paviotti et al., 2020]	<u></u>	···	<u>··</u>	(
OCaml MM	[Dolan et al., 2018]	<u></u>	::	\odot	\odot	

	Programmi	ng	lang	guag	es'	MM
		Comp. Opt.	Eff. Comp. to Hardware	DRF (No OOTA)	No UB	Simplicity
SC	[Lamport, 1979]	<u>··</u>		\odot	\odot	
Java MM	[Manson et al., 2005]	<u></u>		<u></u>	\bigcirc	
C/C++MM	[Batty et al., 2011]	\bigcirc	\odot			
RC11	[Lahav et al., 2017]	<u>··</u>	···	\odot		
Promising	[Kang et al., 2017, Lee et al., 2020]	\bigcirc	\odot	\odot	\odot	
Weakestmo	[Chakraborty and Vafeiadis, 2019]	\bigcirc		\odot		
Modular Relax	ed Dep. [Paviotti et al., 2020]	<u></u>	···	<u>··</u>		
OCaml MM	[Dolan et al., 2018]	<u>··</u>	::	\odot	\bigcirc	

	Programmi	ng	lang	guag	es'	MM
		Comp. Opt.	Eff. Comp. to Hardware	DRF (No OOTA)	No UB	Simplicity
SC	[Lamport, 1979]	<u>.</u>		\odot	\odot	\odot
Java MM	[Manson et al., 2005]	<u></u>		<u></u>	\bigcirc	
C/C++ MM	[Batty et al., 2011]	\bigcirc	\odot		(1)	<u>··</u>
RC11	[Lahav et al., 2017]	<u>··</u>	···	\odot	::	<u>··</u>
Promising	[Kang et al., 2017, Lee et al., 2020]	\bigcirc	\odot	\odot	\odot	
Weakestmo	[Chakraborty and Vafeiadis, 2019]	\bigcirc		\odot		
Modular Relax	ed Dep. [Paviotti et al., 2020]	<u>··</u>	···	<u>··</u>	(<u>``</u>	<u>··</u>
OCaml MM	[Dolan et al., 2018]	·:		···	\odot	<u>.</u>

To take away

Mainstream MM (SC, C/C++ MM and JMM) have major issues

Existing solutions make different compromises

- How much performance can you sacrifice?
- How complicated and new can your MM be?
- Can you have UB?
- What guarantees do you want to provide?

	Programmi	ng	lang	guag	es'	MM
		Comp. Opt.	Eff. Comp. to Hardware	DRF (No OOTA)	No UB	Simplicity
SC	[Lamport, 1979]			\odot	\bigcirc	\odot
Java MM	[Manson et al., 2005]	<u></u>			\bigcirc	
C/C++ MM	[Batty et al., 2011]	\bigcirc	\bigcirc			<u>··</u>
RC11	[Lahav et al., 2017]	<u>··</u>	···	\bigcirc		<u>··</u>
Promising	[Kang et al., 2017, Lee et al., 2020]	\bigcirc	\odot	\odot	\bigcirc	
Weakestmo	[Chakraborty and Vafeiadis, 2019]	\bigcirc	\odot	\odot		
Modular Relax	ed Dep. [Paviotti et al., 2020]	<u>··</u>	\bigcirc	\bigcirc		
OCaml MM	[Dolan et al., 2018]	<u>··</u>	(\cdot)	\bigcirc	\bigcirc	<u></u>

http://podkopaev.net

Thank you! 39

Links I



Links II



Links III



Paviotti, M., Cooksey, S., Paradis, A., Wright, D., Owens, S., and Batty, M. (2020). Modular relaxed dependencies in weak memory concurrency. In *ESOP 2020*.



Ševčík, J. and Aspinall, D. (2008).

On validity of program transformations in the Java memory model. In $\it ECOOP~2008.$

Backup slides

Bonus: HotSpot breaks JMM's DRF-SC for Power

$$\begin{array}{c} \text{volatile int x, y, z;} \\ x = 1; \\ \text{int a} = y; // 0 \end{array} \begin{vmatrix} y = 1; \\ z = 1; \\ z = 1; \\ \end{bmatrix} \begin{array}{c} \text{int b} = y; // 1 \\ \text{int c} = x; // 0 \\ \end{bmatrix} \begin{array}{c} \text{int d} = z; // 1 \\ \text{int e} = z; // 2 \\ \end{array}$$

Compilation schemes	<i>Alt</i> . 1	<i>Alt</i> . 2
volatile write	lwsync; st; sync	lwsync; st
volatile read	ld; lwsync	sync; ld; lwsync

https://hg.openjdk.java.net/ppc-aix-port/jdk8/hotspot/file/ ac7b3be2fdb5/src/share/vm/opto/library_call.cpp#l2633

Validity of transformations [Ševčík and Aspinall, 2008]

SC IMM* Trace-preserving transformations Reordering normal memory accesses X Redundant read after read elimination Redundant read after write elimination Irrelevant read elimination Irrelevant read introduction Redundant write before write elimination Redundant write after read elimination External action reordering X

Compiler optimization invalidated in JMM [Ševčík and Aspinall, 2008]



Fig. 5. Hotspot JVM's transformations violating the JMM.

OCaml MM to ARMv8 compilation scheme

Operation	Implementation	
Nonatomic read Nonatomic write Atomic read Atomic write	ldr R, [x]; cbz R, L; L: str R, [x] dmb ld; ldar R, [x] L: ldaxr; stlxr; cbnz L; dmb st	
(a) Compilation scheme 1		
Operation	Implementation	
Nonatomic read Nonatomic write Atomic read	ldr R, [x] dmb ld; str R, [x] dmb ld; ldar R, [x]	

(b) Compilation scheme 2

Table 5. Compilation to ARMv8 (AArch64)